Product Summary
The EPM7064LC68-7N is a programmable logic device. It uses CMOS EEPROM cells to implement logic functions. The user-configurable EPM7064LC68-7N architecture accommodates a variety of independent combinatorial and sequential logic functions. The EPM7064LC68-7N can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.
Parametrics
EPM7064LC68-7N absolute maximum ratings: (1)supply voltage: 7V; (2)DC input voltage: 7V; (3)DC output current: 25mA; (4)storage temperature: -65 to 150℃; (5)ambient temperature: -65 to 135℃; (6)junction temperature: 150℃.
Features
EPM7064LC68-7N feature: (1)High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture; (2)5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices; (3)Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices; (4)Built-in JTAG boundary-scan test (BST) circuitry in MAX7000S devices with 128 or more macrocells; (5)Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates; (6)5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect); (7)PCI-compliant devices available.
Diagrams
![]() |
![]() EPM7032AE |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||
![]() |
![]() EPM7032AELC44-10 |
![]() |
![]() IC MAX 7000 CPLD 32 44-PLCC |
![]() Data Sheet |
![]()
|
|
||||||
![]() |
![]() EPM7032AELC44-10N |
![]() |
![]() IC MAX 7000 CPLD 32 44-PLCC |
![]() Data Sheet |
![]()
|
|
||||||
![]() |
![]() EPM7032AELC44-4 |
![]() |
![]() IC MAX 7000 CPLD 32 44-PLCC |
![]() Data Sheet |
![]()
|
|
||||||
![]() |
![]() EPM7032AELC44-4N |
![]() |
![]() IC MAX 7000 CPLD 32 44-PLCC |
![]() Data Sheet |
![]()
|
|
||||||
![]() |
![]() EPM7032AELC44-7 |
![]() |
![]() IC MAX 7000 CPLD 32 44-PLCC |
![]() Data Sheet |
![]()
|
|